Amendment Under 37 C.F.R. § 1.116 Expedited Procedure – Art Unit 2823

IN THE UNITED STATES PARENT AND TRADEMARK OFFICE

In re application of:

Liming Tsau

Appl. No.: 10/750,834

Filed: January 5, 2004

For: High Density Metal Capacitor
Using Via Etch Stopping Layer as

Field Dielectric in

Dual-Damascence Interconnect

Process

Sir:

Art Unit: 2823

Examiner: Khiem D. Nguyen

Confirmation No.: 2507

Atty. Docket: 1875.0230001

Declaration of Liming Tsau Under 37 C.F.R. § 1.131

Box AF

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

The undersigned, Liming Tsau, declare and state that,

- 1. I am the inventor of the above-captioned application, U.S. Appl. No. 10/750,834, filed January 5, 2004. I am also the inventor of U.S. Appl. No. 09/753,664, filed January 4, 2001, now U.S. Patent No. 6,803,306.
 - 2. The '834 Application is a continuation of the '306 patent.
- 3. Prior to July 24, 2000, I, the inventor, had conceived of my invention in the United States, as claimed in the subject application, and diligently proceeded to file a patent application as evidenced by the attached redacted Information Disclosure Form. (Exhibit A).
- 4. From prior to July 24, 2000 through January 4, 2001, my Information Disclosure Form was processed in the ordinary course of business through Broadcom Corporation ("Broadcom") until it was forward to Broadcom's patent counsel, after which I worked diligently with Broadcom's patent counsel to prepare the original patent application that was filed on January 4, 2001 as Application no. 09/753,664 ("the '664 application). The filing of the '664 application constituted a constructive reduction to practice of the invention.
- 5. Thus, the invention was conceived prior to July 24, 2000, the filing date of Ma et al., U.S. Patent No. 6,329,234, and I, Broadcom, and Broadcom's patent counsel

Liming Tsau Appl. No.: 10/750,834

worked diligently from a date prior to the filing of Ma et. al. until January 4, 2001, the filing date of the '664 application, to constructively reduce the invention to practice.

6. As the person signing below, I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under § 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issue thereupon.

Date

Liming Tsan

BKOADCOM CORPORATION

CONFIDENTIAL

Forward to:
Dee Henderson
Intellectual Property Coordinator
Ext. 5958, dhen@broadcom.com

1.

8, dhen@broadcom.com		Broadcom File No. DP 1600	
		Date:	-
		BCM Chip No	<u> </u>
	INVENTION DISCLOS	URE FORM	Operation
Title of Invention: High Interconnect Process	Density Metal Capacitor using Via Etch	Stopping Layer as Field Dielectric in	Dual-damascene
Inventor(s)I	iming Tsau		Sko
14591 Fir Ave	Full Name	Full Name	
F	Residence Address	Residence Address	
Irvine, CA, 92	City, State, Zip	City, State, Zip	
Taiwan, R.O.	CCitizenship	Citizenship	_
Inventor(s)			
	Full Name	Full Name	
F	Residence Address	Residence Address	
	City, State, Zip	City, State, Zip	
	Citizenship	Citizenship	
(nventor(s)	Full Name	Full Name	
. F	Residence Address	Residence Address	
	City, State, Zip	City, State, Zip	
	Citizenship	Citizenship	
Inventor(s)	Full Name	Full Name	
. F	Aesidence Address	Residence Address	
	City, State, Zip	City, State, Zip	
• ;	Citizenship	Citizenship	-

BROADCOM CORPORATION

Invention Disclosure Form (cont'd)

CONFIDENTIAL

2.	Wh	en was the invention first conceived?_			
3.	(a)	When were first sketches, diagrams or drawings made? (See attached file "Copper Capacitor")_			
		(Append copies.)			
	(b)	Where are they?_In the attached file			
	(c)	Drawing or Notebook Ref. Nos.			
4.	(a)	When was first written description made?			
7.		(Append copy.)			
	(b)	Where is it?In the attached file			
5.	(a)	When was first explanation of invention made to others?Not Yet			
	(b)	Where?			
	(c)	To whom?			
6.	(a)	When was model of invention first built?_ '			
	(b)	Where?			
7.	(a)	When was model of invention first tested or demonstrated?Not Yet			
	(b)	Where?			
	(c)	Present location of model tested(Append photographs.)			
	(d)	Who witnessed such test or demonstration?			
8. printed		the invention been (a) publicly disclosed; (b) placed in commercial use; (c) offered for sale or sold; or (d) described in a cation? Yes X No			
		cribe the first occurrence of each of (a) through (d), respectively, and give dates, places and identification.			
If "no," 9.		any of (a) through (d) contemplated? Yes X No ntify known closely related publications, patents and patent applications and prior products.			
9.	MCI	inty known closely related publications, patents and patent applications and prior products.			

BKOADCOM CORPORATION

Invention Disclosure Form (cont'd)

CONFIDENTIAL

SIGNA	ATURES: Please sign and date. Print name be	low signature line.	
	ure of inventors(s)	•	
ſ	3. >	<i>'</i> .	
X	mung Com	Date	
_ 4.	LIMING TSAU		
		Date	
		Date	
		Date	
		Date	
INSTE	RUCTIONS FOR SUBMISSION AND APPI	ROVAL:	
1.	Submit original to Dee Henderson		
2.	Forward one copy to Engineering Manage	er for approval and circulation to Engineering Di	rector/VP
	and Business Unit VP/GM.		
3.	Business Unit VP/GM will forward appro	ved copy to Dee Henderson	
ENGI	NEERING MANAGER APPROVAL: (requ	ired, if applicable)	
	Vincent Chen	Date	
COMN	IENTS:		-
ENGI	NEERING DIRECTOR/VP APPROVAL: (required)	
	11-12 X Cas =		
\rightarrow	MANUEL MANUAR	Date	
	VAMID THE E		
COMN	MENTS:		•
BUSIN	IESS UNIT VP/GM APPROVAL: (required)	
			
	•	Date	
	MENTS: Wawed		
COM	MENTS: Walley	*	•

On the following Invention Disclosure Sheet(s) describe the various aspects of the invention according to the following instructions:

- 1. <u>Background</u>: Describe the field to which invention relates, the most relevant prior art, and explain what is wrong with the prior art. Make sure to give adequate background information to enable the reader to clearly appreciate the problems that existed prior to your invention. Refer to and include relevant publications.
- 2. Summary of Invention: Briefly describe the present invention and how it solves the prior problem.
- 3. <u>Description of Invention</u>: Write a detailed description of the invention, referenced to sketches of the invention. If necessary, use additional sheets, and you may refer to separate drawings or photographs by number. The signature information at the bottom of this page must appear on each added sheet and on each separate drawing or photograph.
- 4. <u>Differences Over Known Prior Art</u>: Identify significant differences over any known prior art if possible.
- 5. Advantages: List and explain the advantages of the invention in the order of their importance.
- 6. Witness: Have two individuals, not inventors and co-inventors, read, understand, sign and date each Invention Disclosure Sheet.

BROADCOM CORPORATION

Invention Disclosur Form (cont'd)

CONFIDENTIAL

INVENTION DISCLOSURE SHEET

High Density Metal Capacitor using Via Etch Stopping Layer as Field Dielectric in Dual-damascene
Interconnect Process

See the attached 12 pages

Alma E	•				
Signature of Inventor	Date				
Signature of Inventor	Date				
Signature of Inventor	Date				
WITNESSED AND UNDERSTOOD: Surya Bhatlacharya: Witness (Not an Inventor)					
Witness (Not an Inventor) Henry Chen Witness (Not an Inventor)	Date				

using Dual-damascene Copper Interconnect **High Density Metal Capacitor**

Liming Tsau

Summary

•Background:


developed for the most advanced copper interconnect, which is beyond. Due to the uniqueness in the copper damascene process, replacing the aluminum interconnect in the 0.15um generation and been commercially available in the standard CMOS mixed-signal electrode resistance). MiM (metal-insulator-metal) capacitors have there is no simple/low-cost way of making MiM capacitors the process flow. However, similar MiM capacitors are still been process with aluminum interconnect, by adding a few extra steps in integrated circuits for better linearity and higher Q (due to lower Metal-electrode Capacitors are widely used in mixed-signal/RF

•Advantage:

steps required and hence no extra cost are fully CMOS logic process compatible. There is no extra process designed for the copper dual-damascene process. These capacitors The capacitors proposed in this innovation disclosure are specially

Description of the innovation:


of the layout is illustrated in the drawing below. layer to form a metal-insulator-metal (MiM) capacitor. A top view etch. However, if one violates the design by drawing a via layer top of the metal, which is used as an etch stopping layer for the via used as the field dielectic between the bottom metal and the via without a metal layer on top of it, this etch stopping layer can be etch. This layer is always removed in the subsequent metal trench In a dual-damascene process, there is usually a dielectric layer on



•Technical details:


the following process steps. TSMC 0.13um process), the via/metal definition is carried out in In the "via-first" dual-damascene process (which is the case in the

shows the cross-sectional view of the interconnect layers after the exposure to the resist strip chemicals. The following drawing via etch and strip process the bottom of the via to prevent copper of the previous metal from (1) via photo/etch/strip: there is etch stopping layer (usually SiN) at




- Inter-metal dielectric
- SiN (etch stopping layer)
- Cu (copper)

resist. For other via's, there is always a metal layer on the top and the etch stopping layer will be exposed. top of the via, the etch stopping layer will be covered by the photo (2) metal photo: In the circuit layout, if one skips the metal layer on




- Inter-metal dielectric Photo resist for metal etch
- Cu (copper) SiN (etch stopping layer)

metal in the layout, as shown on the left-hand side of the drawing the etch stopping layer stays in the via where there is no upper normal via is removed in the last step of the metal etch. However (3) metal etch/strip: the etch stopping layer at the bottom of the



- Inter-metal dielectric
- SiN (etch stopping layer)
- Cu (copper)

right-hand side to connect the upper metal to the lower metal and a metal (Cu) is filled in the via holes and metal trenches. As MiM capacitor is formed on the left-hand side. illustrated in the following drawing, a normal via is formed on the (4) metal (usually Cu) deposition and CMP: after these steps,



- Inter-metal dielectric
- SiN (etch stopping layer)
- Cu (copper)

Drawings:

usually grounded) for noise isolation. only 5 via fingers per electrode are shown in each case. In reality, etch stopping layers as the dielectric are proposed. For simplicity, in each case, the entire electrode 2 is caged in electrode 1 (which is the structure can be much larger for higher capacitance value. Also In the next pages, three examples of metal capacitor using the SiN


sensitive the photo mis-alignments. other, which makes the absolute value of the capacitance least In the first example, the two electrodes are perpendicular to each

absolute value of the total capacitance (but the matching of two capacitors in the same die.) the first case. It can be used when the circuit is not sensitive to the In the second example, the capacitance value is about 2X of that in

misalignment and can be used when the capacitance matching is the second example due to the extra intra-layer metal coupling. Like the second case, this type of capacitors are sensitive to photo In the third example, the capacitance value can be even larger than

•Importance for the company:


good yield usually means reduction in the wafer cost. The invention which Broadcom will be running production with in the near future. capacitors for the most advanced copper interconnect process presented in this disclosure file provides very high density cost and shorter process time. Reduction in the capacitor area with products by using standard CMOS logic process for lower wafer It is Broadcom's strength to be able to manufacture mixed-signal



M1,V2,V4 M1,V1,M2,V2,M3,V3,M4,V4,M5 M1

M1,V1,M2,V2,M3,M5 M1,V1,M2,M3,V3,M4,M5 M1,M2,M3,M4,M5 M1,M5 M5 V1,V3 V2,M3,M4 M4


Case 2 All Layers



M1,V2,V4 M1,V1,M2,V2,M3,V3,M4,V4,M5 M1

M1,V1,M2,V2,M3,M5 M1,V1,M2,M3,V3,M4,M5 M1,M2,M3,M4,M5 M1,V4 M5 V1,V3 V2,M3,M4 M4

Case 3 All Layers



- M1,V2,V4 M1,V1,V3,V4 M1,V1,M2,V2,M3,V3,M4,V4,M5

- M1,V1,M2,V2,M3,M5 M1,V1,M2,M3,V3,M4,M5 M1,M2,M3,M4,M5 M1,V4 M5
- V1,V3 V2
- M3,M4 M4